A5.2 Transaction ID

Each transaction channel has its own transaction ID. Table A5-1 shows these designated signals.

Table A5-1 Channel transaction ID

Transaction channel	Transaction ID
Write address channel	**AWID**
Write data channel, AXI3 only	**WID**[a]
Write response channel	**BID**
Read address channel	**ARID**
Read data channel	**RID**

a. The WID signal is implemented only in AXI3. For more information see *Removal of write interleaving support* on page A5-81.

Note

The AXI4 protocol supports an extended ordering model based on the use of the AXI ID transaction identifier. See Chapter A6 *AXI4 Ordering Model*.

Copyright © 2003, 2004, 2010, 2011 ARM. All rights reserved.
Non-Confidential